Figure 2. Two common ways to minimize loop area for circuits.
